Linux anchor 4.4.0-210-generic #242-Ubuntu SMP Fri Apr 16 09:57:56 UTC 2021 x86_64
Apache/2.4.18 (Ubuntu)
Server IP : 10.10.100.4 & Your IP : 216.73.216.195
Domains :
Cant Read [ /etc/named.conf ]
User : www-data
Terminal
Auto Root
Create File
Create Folder
Localroot Suggester
Backdoor Destroyer
Readme
/
usr /
lib /
gcc /
x86_64-linux-gnu /
5 /
include /
Delete
Unzip
Name
Size
Permission
Date
Action
cilk
[ DIR ]
drwxr-xr-x
2019-11-07 07:43
sanitizer
[ DIR ]
drwxr-xr-x
2019-11-07 07:43
adxintrin.h
2.82
KB
-rw-r--r--
2019-10-04 13:55
ammintrin.h
3.14
KB
-rw-r--r--
2019-10-04 13:55
avx2intrin.h
56.01
KB
-rw-r--r--
2019-10-04 13:55
avx512bwintrin.h
89.39
KB
-rw-r--r--
2019-10-04 13:55
avx512cdintrin.h
5.69
KB
-rw-r--r--
2019-10-04 13:55
avx512dqintrin.h
71
KB
-rw-r--r--
2019-10-04 13:55
avx512erintrin.h
12.66
KB
-rw-r--r--
2019-10-04 13:55
avx512fintrin.h
410.83
KB
-rw-r--r--
2019-10-04 13:55
avx512ifmaintrin.h
3.35
KB
-rw-r--r--
2019-10-04 13:55
avx512ifmavlintrin.h
5.26
KB
-rw-r--r--
2019-10-04 13:55
avx512pfintrin.h
7.92
KB
-rw-r--r--
2019-10-04 13:55
avx512vbmiintrin.h
4.81
KB
-rw-r--r--
2019-10-04 13:55
avx512vbmivlintrin.h
8.18
KB
-rw-r--r--
2019-10-04 13:55
avx512vlbwintrin.h
138.99
KB
-rw-r--r--
2019-10-04 13:55
avx512vldqintrin.h
59.91
KB
-rw-r--r--
2019-10-04 13:55
avx512vlintrin.h
413.3
KB
-rw-r--r--
2019-10-04 13:55
avxintrin.h
47.75
KB
-rw-r--r--
2019-10-04 13:55
backtrace-supported.h
2.74
KB
-rw-r--r--
2019-10-04 20:43
backtrace.h
8.56
KB
-rw-r--r--
2019-10-04 20:43
bmi2intrin.h
3.31
KB
-rw-r--r--
2019-10-04 13:55
bmiintrin.h
5.45
KB
-rw-r--r--
2019-10-04 13:55
bmmintrin.h
1.13
KB
-rw-r--r--
2019-10-04 13:55
clflushoptintrin.h
1.62
KB
-rw-r--r--
2019-10-04 13:55
clwbintrin.h
1.55
KB
-rw-r--r--
2019-10-04 13:55
cpuid.h
6.98
KB
-rw-r--r--
2019-10-04 13:55
cross-stdarg.h
2.5
KB
-rw-r--r--
2019-10-04 13:55
emmintrin.h
49.63
KB
-rw-r--r--
2019-10-04 13:55
f16cintrin.h
3.33
KB
-rw-r--r--
2019-10-04 13:55
float.h
8.46
KB
-rw-r--r--
2019-10-04 13:55
fma4intrin.h
8.92
KB
-rw-r--r--
2019-10-04 13:55
fmaintrin.h
10.29
KB
-rw-r--r--
2019-10-04 13:55
fxsrintrin.h
2.09
KB
-rw-r--r--
2019-10-04 13:55
ia32intrin.h
7.46
KB
-rw-r--r--
2019-10-04 13:55
immintrin.h
4.4
KB
-rw-r--r--
2019-10-04 13:55
iso646.h
1.24
KB
-rw-r--r--
2019-10-04 13:55
lwpintrin.h
3.26
KB
-rw-r--r--
2019-10-04 13:55
lzcntintrin.h
2.29
KB
-rw-r--r--
2019-10-04 13:55
mm3dnow.h
6.5
KB
-rw-r--r--
2019-10-04 13:55
mm_malloc.h
1.71
KB
-rw-r--r--
2019-10-04 13:55
mmintrin.h
30.38
KB
-rw-r--r--
2019-10-04 13:55
mwaitxintrin.h
1.71
KB
-rw-r--r--
2019-10-04 13:55
nmmintrin.h
1.26
KB
-rw-r--r--
2019-10-04 13:55
omp.h
4.38
KB
-rw-r--r--
2019-10-04 20:37
openacc.h
4.2
KB
-rw-r--r--
2019-10-04 20:37
pcommitintrin.h
1.58
KB
-rw-r--r--
2019-10-04 13:55
pmmintrin.h
4.27
KB
-rw-r--r--
2019-10-04 13:55
popcntintrin.h
1.71
KB
-rw-r--r--
2019-10-04 13:55
prfchwintrin.h
1.41
KB
-rw-r--r--
2019-10-04 13:55
quadmath.h
8.82
KB
-rw-r--r--
2019-10-04 20:36
quadmath_weak.h
3.06
KB
-rw-r--r--
2019-10-04 20:36
rdseedintrin.h
1.96
KB
-rw-r--r--
2019-10-04 13:55
rtmintrin.h
2.67
KB
-rw-r--r--
2019-10-04 13:55
shaintrin.h
3.12
KB
-rw-r--r--
2019-10-04 13:55
smmintrin.h
27.74
KB
-rw-r--r--
2019-10-04 13:55
stdalign.h
1.18
KB
-rw-r--r--
2019-10-04 13:55
stdarg.h
3.98
KB
-rw-r--r--
2019-10-04 13:55
stdatomic.h
8.66
KB
-rw-r--r--
2019-10-04 13:55
stdbool.h
1.49
KB
-rw-r--r--
2019-10-04 13:55
stddef.h
13.43
KB
-rw-r--r--
2019-10-04 13:55
stdfix.h
5.86
KB
-rw-r--r--
2019-10-04 13:55
stdint-gcc.h
6.86
KB
-rw-r--r--
2019-10-04 13:55
stdint.h
328
B
-rw-r--r--
2019-10-04 13:55
stdnoreturn.h
1.11
KB
-rw-r--r--
2019-10-04 13:55
tbmintrin.h
5.19
KB
-rw-r--r--
2019-10-04 13:55
tmmintrin.h
8.15
KB
-rw-r--r--
2019-10-04 13:55
unwind.h
10.48
KB
-rw-r--r--
2019-10-04 20:36
varargs.h
139
B
-rw-r--r--
2019-10-04 13:55
wmmintrin.h
4.48
KB
-rw-r--r--
2019-10-04 13:55
x86intrin.h
1.88
KB
-rw-r--r--
2019-10-04 13:55
xmmintrin.h
41.14
KB
-rw-r--r--
2019-10-04 13:55
xopintrin.h
27.9
KB
-rw-r--r--
2019-10-04 13:55
xsavecintrin.h
1.78
KB
-rw-r--r--
2019-10-04 13:55
xsaveintrin.h
2.17
KB
-rw-r--r--
2019-10-04 13:55
xsaveoptintrin.h
1.87
KB
-rw-r--r--
2019-10-04 13:55
xsavesintrin.h
2.11
KB
-rw-r--r--
2019-10-04 13:55
xtestintrin.h
1.65
KB
-rw-r--r--
2019-10-04 13:55
Save
Rename
/* Copyright (C) 2009-2015 Free Software Foundation, Inc. This file is part of GCC. GCC is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3, or (at your option) any later version. GCC is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details. Under Section 7 of GPL version 3, you are granted additional permissions described in the GCC Runtime Library Exception, version 3.1, as published by the Free Software Foundation. You should have received a copy of the GNU General Public License and a copy of the GCC Runtime Library Exception along with this program; see the files COPYING3 and COPYING.RUNTIME respectively. If not, see <http://www.gnu.org/licenses/>. */ #ifndef _X86INTRIN_H_INCLUDED # error "Never use <ia32intrin.h> directly; include <x86intrin.h> instead." #endif /* 32bit bsf */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bsfd (int __X) { return __builtin_ctz (__X); } /* 32bit bsr */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bsrd (int __X) { return __builtin_ia32_bsrsi (__X); } /* 32bit bswap */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bswapd (int __X) { return __builtin_bswap32 (__X); } #ifndef __SSE4_2__ #pragma GCC push_options #pragma GCC target("sse4.2") #define __DISABLE_SSE4_2__ #endif /* __SSE4_2__ */ /* 32bit accumulate CRC32 (polynomial 0x11EDC6F41) value. */ extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __crc32b (unsigned int __C, unsigned char __V) { return __builtin_ia32_crc32qi (__C, __V); } extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __crc32w (unsigned int __C, unsigned short __V) { return __builtin_ia32_crc32hi (__C, __V); } extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __crc32d (unsigned int __C, unsigned int __V) { return __builtin_ia32_crc32si (__C, __V); } #ifdef __DISABLE_SSE4_2__ #undef __DISABLE_SSE4_2__ #pragma GCC pop_options #endif /* __DISABLE_SSE4_2__ */ /* 32bit popcnt */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __popcntd (unsigned int __X) { return __builtin_popcount (__X); } /* rdpmc */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rdpmc (int __S) { return __builtin_ia32_rdpmc (__S); } /* rdtsc */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rdtsc (void) { return __builtin_ia32_rdtsc (); } /* rdtscp */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rdtscp (unsigned int *__A) { return __builtin_ia32_rdtscp (__A); } /* 8bit rol */ extern __inline unsigned char __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rolb (unsigned char __X, int __C) { return __builtin_ia32_rolqi (__X, __C); } /* 16bit rol */ extern __inline unsigned short __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rolw (unsigned short __X, int __C) { return __builtin_ia32_rolhi (__X, __C); } /* 32bit rol */ extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rold (unsigned int __X, int __C) { return (__X << __C) | (__X >> (32 - __C)); } /* 8bit ror */ extern __inline unsigned char __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rorb (unsigned char __X, int __C) { return __builtin_ia32_rorqi (__X, __C); } /* 16bit ror */ extern __inline unsigned short __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rorw (unsigned short __X, int __C) { return __builtin_ia32_rorhi (__X, __C); } /* 32bit ror */ extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rord (unsigned int __X, int __C) { return (__X >> __C) | (__X << (32 - __C)); } /* Pause */ extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __pause (void) { __builtin_ia32_pause (); } #ifdef __x86_64__ /* 64bit bsf */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bsfq (long long __X) { return __builtin_ctzll (__X); } /* 64bit bsr */ extern __inline int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bsrq (long long __X) { return __builtin_ia32_bsrdi (__X); } /* 64bit bswap */ extern __inline long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __bswapq (long long __X) { return __builtin_bswap64 (__X); } #ifndef __SSE4_2__ #pragma GCC push_options #pragma GCC target("sse4.2") #define __DISABLE_SSE4_2__ #endif /* __SSE4_2__ */ /* 64bit accumulate CRC32 (polynomial 0x11EDC6F41) value. */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __crc32q (unsigned long long __C, unsigned long long __V) { return __builtin_ia32_crc32di (__C, __V); } #ifdef __DISABLE_SSE4_2__ #undef __DISABLE_SSE4_2__ #pragma GCC pop_options #endif /* __DISABLE_SSE4_2__ */ /* 64bit popcnt */ extern __inline long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __popcntq (unsigned long long __X) { return __builtin_popcountll (__X); } /* 64bit rol */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rolq (unsigned long long __X, int __C) { return (__X << __C) | (__X >> (64 - __C)); } /* 64bit ror */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __rorq (unsigned long long __X, int __C) { return (__X >> __C) | (__X << (64 - __C)); } /* Read flags register */ extern __inline unsigned long long __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __readeflags (void) { return __builtin_ia32_readeflags_u64 (); } /* Write flags register */ extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __writeeflags (unsigned long long X) { __builtin_ia32_writeeflags_u64 (X); } #define _bswap64(a) __bswapq(a) #define _popcnt64(a) __popcntq(a) #else /* Read flags register */ extern __inline unsigned int __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __readeflags (void) { return __builtin_ia32_readeflags_u32 (); } /* Write flags register */ extern __inline void __attribute__((__gnu_inline__, __always_inline__, __artificial__)) __writeeflags (unsigned int X) { __builtin_ia32_writeeflags_u32 (X); } #endif /* On LP64 systems, longs are 64-bit. Use the appropriate rotate * function. */ #ifdef __LP64__ #define _lrotl(a,b) __rolq((a), (b)) #define _lrotr(a,b) __rorq((a), (b)) #else #define _lrotl(a,b) __rold((a), (b)) #define _lrotr(a,b) __rord((a), (b)) #endif #define _bit_scan_forward(a) __bsfd(a) #define _bit_scan_reverse(a) __bsrd(a) #define _bswap(a) __bswapd(a) #define _popcnt32(a) __popcntd(a) #define _rdpmc(a) __rdpmc(a) #define _rdtsc() __rdtsc() #define _rdtscp(a) __rdtscp(a) #define _rotwl(a,b) __rolw((a), (b)) #define _rotwr(a,b) __rorw((a), (b)) #define _rotl(a,b) __rold((a), (b)) #define _rotr(a,b) __rord((a), (b))